Universal Access To All Knowledge
Home Donate | Store | Blog | FAQ | Jobs | Volunteer Positions | Contact | Bios | Forums | Projects | Terms, Privacy, & Copyright
Search: Advanced Search
Anonymous User (login or join us)
Upload
Search Results
Results: 1 through 1 of 1 (0.002 secs)
You searched for: mediatype:texts AND collection:theides AND subject:"Stacking"
[texts]Analysis and Simulation of Sub-threshold Leakage Current in P3 SRAM Cell at DSM Technology for Multimedia Applications
In this work, the analysis and simulation work is proposed for the low-power (reduced subthreshold leakage) and high performance SRAM bit-cells for mobile multimedia applications in deep-sub-micron (DSM) CMOS technology. The sub-threshold leakage analysis of the P3 SRAM cell has been carried out. It has been observed that due to pMOS stacking and full supply body-biasing, there is a reduction of 70% and 86% in sub-threshold leakage current at VDD=0.8V and VDD=0.7V respectively as compared to con...
Keywords: Sub-threshold Leakage; Standby Power; Stacking; Conventional SRAM cell; PP-SRAM; P3-SRAM
Downloads: 53
Advanced search

Group results by:

> Relevance
Mediatype
Collection

Refine your search:

File formats
MP3 files
Any audio file
Movie files
Images

Related collections

theides

Related creators

Related mediatypes

texts

Terms of Use (10 Mar 2001)